Today Intel is announcing some of its plans for its future Xeon Scalable platform. The company has already announced that after the Cascade Lake series of processors launched this year that it will bring forth another generation of 14nm products, called Cooper Lake, followed by its first generation of 10nm on Xeon, Ice Lake. Today’s announcement relates to the core count of Cooper Lake, the form factor, and the platform.

Today Intel is confirming that it will be bringing its 56-core Xeon Platinum 9200 family to Cooper Lake, so developers can take advantage of its new bfloat16 instructions with a high core count. On top of this, Intel is also stating that the new CPUs will be socketed, unlike the 56-core Cascade Lake CPUs which are BGA only. In order to necessitate the socketing of the product, this means that a new socket is required, which Intel has confirmed will also support Ice Lake in the same socket. According to one of our sources, this will be an LGA4189 product.

Based on our research, it should be noted that we expect bfloat16 support to only be present in Cooper Lake and not Ice Lake. Intel has stated that the 56-core version of Cooper Lake will be in a similar format to its 56-core Cascade Lake, which we take to mean that it is two dies on the same chip and limited to 2S deployments, however based on our expectations for Ice Lake Xeon parts, we have come to understand that there will be eight memory channels in the single chip design, and perhaps up to 16 memory channels with the dual-die 56-core version. (It will be interesting to see 16 channels at 2DPC on a 2S motherboard, given that 12 channels * 2DPC * 2S barely fits into a standard 19-inch chassis.)

Intel’s Lisa Spelman, VP of the Data Center Group and GM of Xeon, stated in an interview with AnandTech last year that Cooper Lake will be launched in 2019, with Ice Lake as a ‘fast follow-on’, expected in the middle of 2020. That’s not a confirmation that the 56-core version of Cooper will be in 2019, but this is the general cadence for both families that Intel is expected to run to.

At Intel’s Architecture Day in December 2018, Sailesh Kottapalli showed off an early sample of Ice Lake Xeon silicon. At the time I was skeptical, given that Intel’s 10+ process still looked like it was having yield issues with small quad-core chips, let alone large Xeon-like designs. Cooper Lake on 14nm should easily be able to be rolled into a dual-die design, like Cascade Lake, so it will be interesting to see where 10nm Ice Lake Xeon will end up.

Intel states that 56-core based Cascade Lake-AP Xeon Scalable systems are currently available as part of pre-built systems from major OEMs such as Atos, HPE, Lenovo, Penguin Computing, Megware, and authorized resellers. Given that Cooper Lake 56-core will be socketed, I would imagine that the design should ultimately be more widely available.

Related Reading

POST A COMMENT

50 Comments

View All Comments

  • lefty2 - Tuesday, August 6, 2019 - link

    That is from Anandtech, not Intel and they are wrong. Have a look at the last slide from that page you linked. It clearly shows 10nm+ debuting in 2020. Reply
  • cheshirster - Tuesday, August 6, 2019 - link

    "It clearly shows 10nm+ debuting in 2020."
    And where can i buy Ice Lake in 2019?
    Reply
  • HStewart - Tuesday, August 6, 2019 - link

    Keep in mind this article is for only IceLake versions of Xeons, Ice Lake mobile chips like new Dell XPS 15 2in1 are available this year.

    It sounds like the planned is for an upgrade path for 56 core to Ice Lake compatible mother boards - which looks like Intel has at least 56 core planned for 10nm Ice Lake.

    On 10nm vs 10+, it probably assume original Intel 10nm Cannon Lake is just trial run and Ice Lkae is main stream.

    This is actually good news - one concern I had before is that Ice Lake was only limited to U/Y chips and it appears not so.
    Reply
  • Gondalf - Wednesday, August 7, 2019 - link

    Apparently they have done a renaming, thinking at a 10nm+++, so actual cadence is 10nm(10nm+), 10nm+(10nm++), 10nm++(10nm+++). The old plain 10nm is died or changed or fixed. Reply
  • tamalero - Sunday, August 11, 2019 - link

    Lol, so they gave up and they are using now "glue" ? XD Reply
  • Eris_Floralia - Tuesday, August 6, 2019 - link

    Another victim of Intel's 10nm marketing mess. Reply
  • dullard - Tuesday, August 6, 2019 - link

    Code names (such as all the lake names) are specifically used by companies to obscure details from competitors. It seems like the code names are doing exactly what they intended to do. Marketing is calling their chips the ___ generation. That doesn't seem too difficult to tell that 7th generation is newer than 3rd generation. Reply
  • bobhumplick - Tuesday, August 6, 2019 - link

    actually the only thing that was 10nm was the original cannonlake if i recall correctly. so all those icelake laptop cpus that are coming out right now are all on 10nm+. server cpus may be different but i think intel have given up on regular 10nm. the density on 10nm was 100 megatransistors per mm2 and 10nm+ is around 60 i think.

    just like 14nm was about 45 and 14nm+ was more in the high 30's. making the gates a bit bigger helps with clocks etc but also means you lose some density. but it makes a much more useable process.
    Reply
  • lefty2 - Tuesday, August 6, 2019 - link

    Cannonlake 10nm was a clusterfuck and they basically had to start from the beginning, so Icelake is on 10nm, but it's effectively a different node. On the official Intel slide it clearly shows 10nm+ in 2020. Icelake debutes in 2019. Reply
  • cheshirster - Tuesday, August 6, 2019 - link

    "Icelake debutes in 2019"
    Icelake paperlaunched in 2019
    Reply

Log in

Don't have an account? Sign up now