Although the pace of Moore's Law has undeniably slackened in the last decade, transistor density is still increasing with every new process technology. But there is a challenge with feeding power to smaller transistors, as with the smaller transistors comes thinner power wires within the chip, which increases their resistance and may cause yield loss. Looking to combat that effect, this week Applied Materials introduced its new Applied Endura Copper Barrier Seed IMS with Volta Ruthenium Copper Vapor Deposition (CVD) tool, which enables chipmakers to keep using copper for wiring with 2 nm-class and more advanced process technologies.

Today's advanced logic processors have about 20 layers of metal, with thin signal wires and thicker power wires. Scaling down wiring with shrinking transistors presents numerous challenges. Thinner wires have higher electrical resistance, while closer wires heighten capacitance and electrical crosstalk. The combination of the two can lead to increased power consumption while also limiting performance scaling, which is particularly problematic for datacenter grade processors that are looking to have it all. Moving power rails to a wafer's back-side is expected to enhance performance and efficiency by reducing wiring complexity and freeing up space for more transistors. 

But backside power delivery network (BSPDN) does not solve the problem with thin wires in general. As lithographic scaling progresses, both transistor features and wiring trenches become smaller. This reduction means that barriers and liners take up more space in these trenches, leaving insufficient room to deposit copper without creating voids, which raises resistance and can lower yields. Additionally, the closer proximity of wires thins the low-k dielectrics, making them more vulnerable to damage during the etching process. This damage increases capacitance and weakens the chips, making them unsuitable for 3D stacking. Consequently, as the industry advances, copper wiring faces significant physical scaling challenges. But Applied Materials has a solution.

Adopting Binary RuCo Liners

Contemporary manufacturing technologies use reflow to fill interconnects with copper, where anneals help the copper flow from the wafer surface into wiring trenches and vias. This process depends on the liners on which the copper flows. Normally, a CVD cobalt film was used for liners, but this film is too thick for 3nm-class nodes (which would affect resistance and yield).

Applied Materials proposes using a ruthenium cobalt (RuCo) binary liner with a thickness under 20A (2nm, 20 angstroms), which would provide better surface properties for copper reflow. This would ultimately allow for 33% more space for void-free conductive copper to be reflowed, reducing the overall resistance by 25%. While usage of the new liner requires new tooling, it can enable better interconnects that mean higher performance, lower power consumption and higher yields.

Applied Materials says that so far its new Endura Copper Barrier Seed IMS with Volta Ruthenium CVD tool has been adopted by all leading logic makers, including TSMC and Samsung Foundry for their 3nm-class nodes and beyond.

"The semiconductor industry must deliver dramatic improvements in energy-efficient performance to enable sustainable growth in AI computing," said Dr. Y.J. Mii, Executive Vice President and Co-Chief Operating Officer at TSMC. "New materials that reduce interconnect resistance will play an important role in the semiconductor industry, alongside other innovations to improve overall system performance and power."

New Low-K Dielectric

But thin and efficient liner is not the only thing crucial for wiring at 3nm production nodes and beyond. Trenches for wiring are filed not only with a Co/RuCo liner and a Ta/N barrier, but with low dielectric constant (Low-K) film to minimize electrical charge buildup, reduce power consumption, and lower signal interference. Applied Materials has offered its Black Diamond Low-K film since the early 2000s. 

But new production nodes require better dielectrics, so this week the company introduced an upgraded version of Black Diamond material and a plasma-enhanced chemical vapor deposition (PEVCD) tool to apply it, the Producer Black Diamond PECVD series. This new material allows for scaling down to 2nm and beyond by further reducing the dielectric constant while also increasing the mechanical strength of the chips, which is good for 3D stacking both for logic and memory. The new Black Diamond is being rapidly adopted by major logic and DRAM chipmakers, Applied says.

"The AI era needs more energy-efficient computing, and chip wiring and stacking are critical to performance and power consumption," said Dr. Prabu Raja, President of the Semiconductor Products Group at Applied Materials. "Applied's newest integrated materials solution enables the industry to scale low-resistance copper wiring to the emerging angstrom nodes, while our latest low-k dielectric material simultaneously reduces capacitance and strengthens chips to take 3D stacking to new heights."

Sources: Applied Materials (12)

Comments Locked

7 Comments

View All Comments

  • ballsystemlord - Friday, July 12, 2024 - link

    It would be helpful if the above article explained why they'd use low-K dielectrics after the industry worked so hard to develop high-K dielectrics.
  • AlexDaum - Monday, July 15, 2024 - link

    It's because they are used in a different place on the chip.

    K (or Kappa κ) is a material property, that determines how much capacitance you get when it is used as the dielectric (insulator) between two metal plates (or wires).

    For wires (what this article is talking about), you want minimum capacitance, because higher capacitance create more load on the transistor driving it and making it slower.
    Low-K is getting important here, as wires move closer and closer together, the capacitance between them rises, while the narrower wires also have more resistance (and resistance times capacitance is basically what determines the speed of the wire).

    High-K dielectrics are used for the Gates of the transistors (actually the dielectric below the gate, often called the gate oxide). For a transistor, we actually want a high gate capacitance, as the driving strength (maximum current the transistor lets through) depends on that.
    Previously that was achieved by just making the gate dielectric thinner, but if we can't make it too thin, because then quantum effects become a problem and increase the leakage current significantly.
    So high-k dielectrics as a gate dielectric allow a higher driving strength without making it thinner.

    Side Note: another way to increase the driving strength of the transistor is by increasing the gate area. This is basically how FinFet (and soon GAA) works, it increases the gate area by using a 3D-fin without making the transistor larger.
  • James5mith - Saturday, July 13, 2024 - link

    "The combination of the two can lead to increased power consumption while also limiting performance scaling, which is particularly problematic for datacenter grade processors that are looking to have it all."

    At this point it is blindingly obvious that nobody cares about power consumption anymore. With CPUs approaching 600w power consumption, and GPUs approaching 1-1.5kW of consumption, not a single company is actually focused on efficiency.

    New installations routinely top 150MW of power draw, with around 120kW per rack of power draw. This is the 70's & 80's gas guzzler generation of compute power. Power at any cost, we don't care if it isn't efficient. That's not what sells.
  • kn00tcn - Saturday, July 13, 2024 - link

    we have many more cpu cores, with decent generational ipc gains (especially amd), with low power models or simply toggling a tdp in uefi, gpus with tdp control, options for everyone's needs... it's not a gas guzzler if the performance and throttle control is there
  • ballsystemlord - Sunday, July 14, 2024 - link

    If they didn't care about power consumption, then the current chips would self fry. They'd commit silicon Seppuku.
    AMD/Intel work to reduce power usage and then reinvest the savings into higher performance. Granted, the extremely high power targets of today's offerings are overly aggressive, but that doesn't change the fact that, at lower clocks, these CPUs can be very efficient.

    Take for example, AMDs offerings running at 65W. They were found to have very high perf/watt by many benchmarkers -- at least last I read.
  • GeoffreyA - Sunday, July 14, 2024 - link

    Compared to the Athlon and P4 days, today's CPUs are certainly more frugal in the low- and mid-range.
  • AlexDaum - Monday, July 15, 2024 - link

    Found a small mistake in the article:

    "Volta Ruthenium Copper Vapor Deposition" should be "Volta Ruthenium Chemical Vapor Deposition".

Log in

Don't have an account? Sign up now